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ABSTRACT

The study of organic materials to create field-effect transistors has recently
emerged and is gaining much interest. All-polymer electronic devices are currently in
their infancy, like semiconductor devices when they first appeared. As a result, current
performance of these devices is in no way comparable to the state-of-the-art
semiconductor devices. However, all-polymer devices have a few possible appealing
advantages. First, all polymer devices have the potential for low-cost fabrication due to
their ease of manufacturability, with fewer and simpler processing steps compared with
solid-state semiconductor devices. Secondly, polymer devices offer the ability of material
flexibility. Lastly, polymer devices may prove to be an excellent contender for the
interconnection technology between the electronic and optical domains.
In this work, polymer microelectronics devices and a follower circuit have been
fabricated and electrically characterized by the combination of UV lithography, ink-jet
printing, and electrostatic layer-by-layer (LbL) self-assembly (SA) techniques.
Chapter one introduces polymer microelectronics history, properties of
conducting polymers, and polymer materials used in this work. Chapter two mainly
focuses on an all-polym er capacitor fabricated by lithography techniques. M etal-O xide-

Semiconductor (MOS) structure was adopted by using polypyrrole (PPy), Poly (3, 4ethylenedioxythiophene)

poly

(styrene

sulfonate)

(PEDT/PSS),

and

Poly-4(4-

vinylphenol) (PVP) as a semiconductor, a gate layer, and an insulator, respectively. In

iii
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chapter three, we introduce an MOS capacitor developed by LbL ESA combined with
modified lift-off methods. It is demonstrated that LbL ESA allows one to obtain some of
the thin films for a semiconductor device with a dramatically lower temperature, lower
cost, and shorter processing time. In chapter four, a polymer p-channel junction fieldeffect transistor (JFET), by using PEDT/PSS as the channel and Poly [2-methoxy-5-(2ethylhexyloxy)-l, 4-(l-cyanovinyl-enephenylene)] (CNPPV) as the gate layer, is
introduced and electrically characterized. Conventional UV lithography techniques were
the main fabrication methods, and the experimental results were analyzed by using a
theoretical equation for inorganic semiconductors. It appears that no polymer JFETs have
been reported previously. Finally, an AC follower circuit with a polymer JFET as the
active component was built by the combination of lithography and ink-jet printing
techniques and is highlighted in chapter five. The circuit displays the expected
characteristics.
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CHAPTER ONE

INTRODUCTION TO POLYMER MICROELECTRONICS

1.1 Introduction

Microelectronics, the industry of information processing, has revolutionized our
technological society. Electronic products in the form of home entertainment equipment,
mobile electronic devices, desktop personal computers, and large supercomputers are
pervasive in our everyday world. The electronics revolution began in the 1960s with the
fabrication of the first integrated circuits (ICs) [ 1 ]. Since then, this industry has
experienced remarkable growth resulting in significantly more complex ICs which are
faster and smaller, and whose cost per function has decreased [2].
Conductors, semiconductors, and insulators, materials comprising the entire
spectrum of conductivity, are integral to IC processing [3][4] [5][6] [7], For the past forty
years inorganic silicon and gallium arsenide semiconductors, silicon dioxide insulators,
and metals such as aluminum and copper have been the backbone of the semiconductor
industry [8].
The active device components are composed of semiconductors. Conductors are
extensively used for interconnection applications, for electrostatic discharge protection of
ICs, and for electromagnetic interference shielding of electronic equipment. Insulators,

1
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the most common polymers, are widely used as interlevel dielectrics, encapsulants, and
materials for the packaging and housing of electronic equipment [3][5][6][7],
However, the most important development in the polymer world was the
discovery o f conducting polymers. It stimulated a growing research effort in organic
electronics to improve the semiconducting, conducting, and light emitting properties of
organics (polymers, oligomers) and hybrids (organic-inorganic composites) through
novel synthesis and self-assembly techniques [8]. In 1973, the discovery by Walatka,
Labes, and Perlstein [ 9 ] that polymeric (SN)X crystals were metallic, rather than
semiconducting as previously believed, investigated a renewed wave of interest in
conducting polymers. In 1975 [10], when (SN)X was shown to allow superconducting
below 0.3 K, chemists tried various synthetic routes to analogous compounds [11][12],
Unfortunately, their efforts were not rewarded by success and (SN)Xremained the only
intrinsically metallic synthetic polymer. However, in 1977 it was shown that a variety of
halogens, most notably bromine, could be incorporated into the (SN)Xlattice, causing its
room temperature conductivity to increase by an order of magnitude without destroying
the superconducting transition [13][14][15][16][17]. Later in 1977, it was demonstrated
that polyacetylene (CN)X films could be made to exhibit metallic and semiconducting
properties by means of chemical modification (in this case leading to partial oxidation or
reduction by reaction with electron acceptors and donors [18][19]).
Conducting polymers [20] offer a unique combination of properties that make
them attractive alternatives for certain materials currently used in microelectronics. These
polymers are made conducting or doped by reacting the conjugated semiconducting
polymer with an oxidizing agent, a reducing agent, or a protonic acid, resulting in highly

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

delocalized polycations or polyanions [20]. The conductivity of these materials can be
tuned by chemical manipulation of the polymer backbone, by the nature of the dopant, by
the degree of doping, and by blending with other polymers. The conductivity levels are
between those of semiconductors and metals. The combination of metallic and polymeric
properties opens up completely new opportunities in numerous applications, particularly
in the electronics industry, which were previously not possible. [21] In addition,
polymeric materials are lightweight, easily processed, and flexible. Conducting polymers
have potential for an array o f microelectronics applications ranging from the device level
to the final electronic products level as shown in Fig. 1-1 [2].

M etallization

L ithographye.g., charge
dissipators,
conducting resists

Electrostatic
discharge (ESD)
protection

a

Conducting ;
polymers

C orrosion
protection
o f m etals

Electrom agnetic
interference
(E M I) shielding

►

Interconnection
technologies/
wiring

D erices—
e.g., diodes,
transistors

Figure 1-1. Potential applications of conducting polymers in microelectronics [2]

1.2 Conducting Polvmers

In 2000, the Nobel Prize in Chemistry was awarded by the Royal Swedish
Academy of Sciences to three scientists who have revolutionized the development of
electrically conductive polymers.
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A number of introductory articles about conducting polymers and their
applications are available [22][23], as well as several more advanced books [24][25][20].
Conducting polymers are semiconductors. They are also called conjugated
polymers because in the oxidized or doped state they conduct electricity. To effect a
change in volume and thus achieve actuation, one changes the oxidation state of the
polymer electrochemically [26] [27] [28] [29] [30][31] [32]. The oxidation state or doping
level is reversible and can be controlled by the applied voltage. (Oxidation involves the
removal of electrons from the polymer, and reduction involves the addition of electrons
to the polymer.) To maintain the charge neutrality, a change in the oxidation level is
accompanied by ion transport.
1.2.1 Conductivity of Conducting
Polymers
A key property of a conducting polymer is the presence of conjugated double
bonds along the backbone of the polymer, such as in Fig. 1-3. In conjugation, the bonds
between the carbon atoms are alternately single and double. Every bond contains a
localized sigma (a) bond which forms a strong chemical bond. In addition, every double
bond also contains a less strongly localized pi (n) bond that is weaker. However,
conjugation is not enough to make the polymer material conductive. In addition, charge
carriers in the form of extra electrons or holes have to be injected into the material. A
hole is a position where an electron is missing. When such a hole is filled by an electron
jumping in from a neighboring position, a new hole is created and so on, allowing a
charge to migrate a long distance.
Today conductive plastics are being developed for many uses, such as in
corrosion inhibitors, compact capacitors, antistatic coatings, electromagnetic shielding of
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computers, and in smart windows that can vary the amount of light they allow to pass. A
second generation of electric polymers has also appeared in transistors, light-emitting
diodes, and lasers with further applications such as in flat television screen and solar
cells. Polymers have a potential advantage of low cost, and they can be processed as
films. [33]
Now, how about the conductivity of conductive polymer? The Fig. 1-2 shows the
comparison of conductivity between conductive polymer and the other materials.
—
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Figure 1-2. Comparison of conductivity [33]
Conductivity depends on the number density of charge carriers (number of
electrons n) and how fast they can move in the material (mobility /z):
cr = « • j i * e

( 1- 1)

Where e is the electron charge.
1.2.2 Mechanism of Polymer
Conductivitv-Role of Doping
The electrical properties of a material are determined by its electronic structure.
Organic chemistry shows that conjugated double bonds behave quite differently from
isolated double bonds. As the word indicates, conjugated double bonds act collectively,
knowing that the next-nearest bond is also double. Huckel’s theory and other simple
theories predict that ir electrons are delocalized over the entire chain and that the band
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gap becomes vanishingly small for a long enough chain. One reason for this prediction is
the character of a x molecular orbital, including the p orbitals of all carbon atoms along
the chain of conjugated double bonds. When looking at the distribution of electron
density, to which all filled molecular orbitals contribute, the electrons are predicted to be
spaced out rather evenly along the entire chain. In other words, all bonds are predicted to
be equal. One reason why polyacetylene is a semiconductor and not a conductor is the
bonds are not equal: there is a distinct alternation, every second bond having some
double-bond character, almost like in Fig. 1-3.
H
c

H
C

H
c

c

c

c

H

H

H

Figure 1-3. Molecular structure of polyacetylene [33]
This idea came in the 1930’s from Heisenberg’s student Peierls who showed that
a hypothetical chain o f equidistantly spaced sodium atoms is unstable and will undergo a
metal-to-insulator transition at low temperatures by changing the equidistant spacing of
atom nuclei into spacing with alternating short and long distances.
Bulk conductivity in the polymer material is limited by the need for the electrons
to jump from one chain to the next, i.e., in molecular terms an intermolecular charge
transfer reaction. It is also limited by macroscopic factors such as bad contacts between
different crystalline domains in the material.
One mechanism proposed to account for conductivity by charge-hopping between
different polymer chains is intersoliton hopping (Fig. 1-4). Here an electron is jumping
between localized states on adjacent polymer chains; the role of the soliton is to move
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around and to exchange an electron with a closely located charged soliton, which is
localized. The mechanism at work in intersoliion hopping is very similar to that operating
in most conducting polymers somewhere in between the metallic state at high doping and
the semiconducting state at very low doping. All conjugated polymers do not carry
solitons, but polarons can be found in most of them. Charge transport in polaron-doped
polymers occurs via electron transfer between localized states being formed by charge
injection on the chain [34],

Figure 1-4. Intersoliton hopping [33]
1.2.3 Second-Generation
Conductive Polymers
Since the first report of metallic conductivities in doped polyacetylene in 1977,
the science of conductive polymers has advanced rapidly in various directions
[22][35][36], More recently, as high-purity polymers have become available, a range of
semiconductor devices has been investigated. These include normal transistors and fieldeffect transistors (FET), and photodiodes and light-emitting diodes (LEDs). In particular,
polymers LEDs now show attractive characteristics, including efficient light generation,
with great potential for commercialization. Again the principal interest in polymers is in
their potential use for rapid, low-cost processing using film-forming polymer solutions.
Like the conductive polymers, the semi-conductive polymers obtain their properties from
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th e ir c o n d u c tio n m o le c u la r o rb ita ls a n d v a le n c e m o le c u la r o r b ita ls , i.e ., b o n d in g 7r
o rb ita ls a n d a n tib o n d in g 7T* o rb ita ls , r e s p e c tiv e ly .

1.2.4 Applications of Conductive
Polymers
The principal interest in the use of polymers is in low-cost manufacturing using
solution processing of film-forming polymers. Light displays and integrated circuits, for
example, could theoretically be manufactured using simple inkjet printing techniques
[Error! Bookmark not defined.][37][38][35][36].

Different conductive polymers have different applications, as we will make a stress
here again, such as:
•

Doped polyaniline is used as a conductor and for electromagnetic shielding of
electronic circuits. Polyaniline is also manufactured as a corrosion inhibitor.

•

Poly (ethylenedioxythiophene) (PEDT) doped with polystyrenesulfonic acid
(PSS) is manufactured as an antistatic coating material to prevent electrical
discharge exposure on photographic emulsions and also serves as a hole injecting
electrode material in polymer light-emitting devices.

•

Poly (phenylene vinylidene) (PPV) derivatives have been major candidates for the
active layer in pilot production of electroluminescent (mobile telephone) displays.

•

Poly (dialkylfluorene) derivatives are used as the emissive layer in full-colour
video matrix displays.

•

Poly (thiophene) derivatives are promising for field-effect transistors; they may
possibly find a use in supermarket checkouts.
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•

Poly (pyrrole) (PPy) has been tested as microwave-absorbing stealth (radarinvisible) screen coatings and also as the active thin layer of various sensing
devices.
Other possible applications of conductive polymers include supercapacitors and

electrolytic-type capacitors, large-area sensor arrays, low-cost memory devices (such as
smart cards and optical data storage devices), radio-frequency identification tags,
supermarket shelf-edge labels, large-area driving circuit for displays, low-cost and largearea flexible displays and photovoltaic devices.

1.3 Polymer Microelectronics

Since the first polymer-based transistor with polyacetylene as the active
semiconductor was fabricated by Ebisawa et al. in 1983 [39], much research work has
been done in the field of organic devices.

In 1989, the first polymer LED with

polyphenylenevinylene as the emissive layer was made by the University of Cambridge
[40], In 1997, the first printed transistor in the world was developed at Lucent
Technologies’ research company, Bell Labs Innovations [41], The first all-polymer
transistor by ink-jet printing technique was fabricated by T. Kawase, et al [42],
Organic thin-film transistors (OTFTs) based on conjugated polymers, oligomers,
or other molecules have been envisioned as a viable alternative to more traditional,
mainstream thin-film transistors (TFTs) based on inorganic materials. Because of the
relatively low mobility o f the organic semiconductor layers, OTFTs cannot rival the
performance of FETs based on single-crystalline inorganic semiconductors, such as Si
and Ge, which have charge carrier mobilities (/t) about three orders of magnitude higher
than those of conducting polymers [43]. Consequently, OTFTs are not suitable for use in
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applications requiring very high switching speeds. However, with steady increased
mobility of conducting polymer shown in Fig. 1-5, the processing characteristics and
demonstrated performance of OTFTs suggest that they can be competitive for existing or
novel TFT applications requiring large-area coverage, structural flexibility, lowtemperature processing, and, especially, low cost. Such applications include switching
devices for active-matrix flat-panel displays (AMFPDs) based on either liquid crystal
pixels (AMLCDs) [44] or organic light-emitting diodes (AMOLEDDs) [45] [46].
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Figure 1-5. Highest field-effect mobilities for OTFTs[33]
At present, hydrogenated amorphous silicon (a-Si:H) is the most commonly used
active layer in TFT backplanes of AMLCDs. The higher performance of polycrystalline
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silicon TFTs is usually required for well-performing AMOLEDDs, but this field is still in
the development stage; improvements in the efficiency of both the OLEDs and the TFTs
could change this requirement. OTFTs could also be used in active-matrix backplanes for
electronic paper displays [47] based on pixels comprising either electrophoretic inkcontaining microcapsules [48] or twisting balls [49]. Other applications of OTFTs include
low-end smart cards and electronic identification tags.
Ink-jet printing, lithography, thermal evaporation, reactive ion etching (RIE), hot
embossing, self-assembly, and in-situ polymerization are the main techniques to fabricate
polymer devices.

The possibility of processing electrically conducting polymers by

various coating techniques has enabled researchers to fabricate various electronic devices
such as thin film transistors, diodes, LEDs, capacitors, organic integrated circuits, organic
wires, and electro-luminescent devices [50][51][52][53][54][55]. Polymer thin films can
be coated on substrates such as glass, plastic, silicon, wood, or paper.
Except for the applications to microelectronics, polymers can also be applied to
sensors, actuators [5 6 ][5 7 ][58][59], artificial muscles, and electrically conducting
textiles, etc.

1.4 Polymers Used in This Work

1.4.1 Poly (3, 4-ethylenedioxvthiopheneVPoly (Styrenesulfonate)
Poly (3, 4-ethylenedioxythiophene) poly (styrenesulfonate) (PEDT/PSS) is an
aqueous dispersion of the intrinsically conductive polymer. PEDT is characterized by
outstanding properties as high conductivity, high transparency, high stability and easy
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processing. The Fig. 1-6 shows the molecular structure of PEDT/PSS. Table 1-1 shows
the characteristic properties and physical data [60],

"v.

-n

oa-

HOhS

Figure 1-6. Molecular structure of PEDT/PSS [60]
Table 1-1. Characteristic properties and physical data [60]
Form
liquid
odorless
Odor
Color
dark blue
Boiling Point
approximately 100 °C
Density
approximately 1 g/cm at 20 °C
Vapor pressure
23 mbar at 20 °C
pH value
1 to 2 at 20 °C
PEDT content
approximately 0.5% by weight
PSS content
approximately 0.8% by weight
PEDT band gap
1.6 eV
Refractive index, n
1.5228 at 589 nm
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PEDT/PSS displays properties.
•

Higher transmission in the visible spectrum with comparable conductivity,
transparent, colorless to bluish coatings.

•

Minimum surface resistivity of approximately 150 ohms/square can be achieved,
depending on the manufacturing conditions.

• Better resistance to hydrolysis.
• Good photostability and good thermal stability.
• Virtually 100% absorption in the range of 900 to 2000 nm.
• No absorption maximum in the visible spectrum up to 800 nm.
PEDT layer can be coated as conductive, transparent and durable layers on plastics
and glass as shown in Fig. 1-7.
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Figure 1-7. Transmission of light vs. PEDT/PSS dry layer thickness [60]
In most applications, surface conductivity can be achieved using very thin films
(< 1 pm) of BAYTRON® conductive polymers. There are several formulations that were
developed as shown in Fig. 1-8. These coating formulations have been optimized for
individual substrates, such as PVC, polycarbonate, and glass, at different wet film
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thicknesses and surface resistivities.

The coatings may be applied by conventional

coating methods such as brushing, spin-coating, printing processes, spraying, dipping,
and roller-coating techniques. The coatings are physically dried in an oven at
temperatures between 80 to 200 °C. The drying time depends on coating thickness,
temperature and air humidity and should be determined by appropriate application tests.
The minimum drying time is limited by the evaporation rate of water from the polymer
gel to about 30 to 60 s under practical conditions.
1E+9

*

1E+8
TT

1E+7

CPP 103D (hgh binder content)

2222

1E+6
£
j=
a 1E+5
nr
1E+4

CPP 105D (low binder content)

1E+3
1E+2
0,00

0,25

0,50

0,75

1,00

1,25

1,50

Dry film th ick n ess [pm]

Figure 1-8. Surface resistance vs. layer thickness [60]
1.4.2 Polypyrrole
Polypyrrole (PPy) is by far the most extensively studied conducting polymer since
monomer pyrrole is easily oxidized, water-soluble, commercially available, and possesses
environmental stability, good redox properties and high electrical conductivity [20], Due
to its good intrinsic properties, PPy appears promising for use in batteries, super
capacitors, electrochemical/biosensors, conductive textiles and fabrics, mechanical
actuators, electromagnetic interference shielding, anti-static coating and drug delivery
systems[61]. Fig. 1-9 shows the molecular structure of PPy.
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Figure 1-9. Molecular structure of PPy [61]
The PPy films prepared electrochemically by the oxidation of pyrrole monomer
with camphor sulfonate dopant show different conductivity and surface properties at
different temperatures seen in Fig. 1-10 and Table 1-2 [62].
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Figure 1-10. The effect of temperature on conductivity [62]
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Table 1-2. Properties of the polypyrrole films at 25°C [62]
Temperature ( °C)
1.2
9.8
16.8
35.4
45.9
59.8

Conductivity (S/cm)
26.26
16.65
12.96
2.81
0.22
0.04

Physical properties
Smooth, Coherent
Smooth, Wrinkled
Smooth, Wrinkled
Rough, Wrinkled
Rough, Wrinkled
Rough, Wrinkled

It was observed that the degree of smoothness of the films decreases as the
preparation temperature increases.

Closer observation using Scanning Electron

Microscopy (SEM) confirms that surface morphology at a low temperature is smoother
than at a high temperature as shown in Fig. 1-11.
(a)

(b)

(c)

Figure 1-11. SEM o f PPy films prepared at (a) 1.2°C, (b) 35.4°C and (c) 45.9°C [62]
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1.4.3 Polv-4f4-vinylphenol)
Poly-4(4-vinylphenol) (PVP) is thermally stable at 300°C. This soluble reactive
polymer has excellent dimensional stability and chemical resistance. It finds applications
for printed circuits, electric insulators, and support polymers for peptide synthesis and
antibody binding. Figure 1-12 shows the molecular structure of PVP, and Table 1-3
shows the typical properties of PVP [63].
CH —CH,

OH

Figure 1-12. The molecular structure of PVP [63]
Table 1-3. Typical properties of PVP [63]
Appearance
Weight-average MW
OH-equivalent
Melting point
Decomposition temperature
10%
50%
Residue
Specific gravity
Water content
Monomer content
Oligomer
Solubility:
Soluble in
Insoluble in

White-orange powder
1500-7000
About 120
160-200 °C
320-340 °C
360 °C
10-30%
1.2g/cc
2-3%
Up to 1%
Up to 2%
Polar organics
hydrocarbons
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1.4.4 Poly l~2-methoxy-5(2-ethvlhexylox vV 1.4(1 -cvanovinvl-enephenvlene')]
Poly[2-methoxy-5-(2-ethylhexyloxy)-l,4-(l-cyanovinyl-enephenylene)](CN?PV)
is a kind of organic material used for display applications. It works mainly as the organic
emitter as shown in the Fig. 1-13.

OtED Structure
2 to 10 VDC

Metal Cathode
Electron

Transport
Layer (ETL) \

Organic
Emitters

' JTO
Anode

Glass
Substrate

Figure 1-13. Organic light emitting diode structure [66]
The molecular structure of CNPPV is shown in the Fig. 1-14. We will use
CNPPV as an n-type polymer material in this research work.

CN

*'
MeO

Figure 1-14. The molecular structure of CNPPV
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CHAPTER TWO

ALL POLYMER CAPACITOR BY LITHOGRAPHY

2.1 Metal Oxide Semiconductor Capacitor Mechanism

Polymer materials are attracting more and more attention for applications to
microelectronic devices due to their flexibility, light weight, and low cost.

In this

chapter, fabrication and characterization of an all-polymer capacitor, using PPy and
PEDT/PSS as a semiconductor and a gate layer, are reported. Dielectric polymer, PVP,
was applied as the insulator to the device. The all-polymer capacitor analogous to MetalOxide-Semiconductor (MOS) device was fabricated by the conventional UV lithography
techniques.

The fabricated device was measured and characterized electrically.

The

experimental results have been analyzed until now by using the expression for
conventional inorganic semiconductors.
The MOS capacitor consists of a MOS structure as illustrated by Figure 2-1,
which shows that the semiconductor is the substrate with a thin oxide layer and a top
metal contact, also referred to as the gate. A second metal layer forms an ohmic contact
to the back of the semiconductor, also referred to as the bulk. The structure shown has a
p-type substrate. We will refer to this as an n-type MOS capacitor since the inversion
layer as discussed below contains electrons.

19
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iijVIOS

: Metal-Oxide-Semiconductor

Figure 2-1. MOS capacitance structure [64]
2.1.1 Flatband Diagram
The term flatband refers to the fact that the energy band diagram of the
semiconductor is flat, which implies that no space charge exists in the semiconductor.
The flatband diagram o f an aluminum-silicon dioxide-silicon MOS structure is shown in
Fig. 2-2. The silicon is p-type.

vacuum

0.9 eV
4.1 eV

4.05 eV

1.12 eV
FB

M etal

Oxide Sem iconductor

Figure 2-2. Flatband energy diagram of a MOS structure [64]
Note that a flatband voltage, VFB, must be applied to obtain this flat band diagram.
Indicated on the figure is also the work function of the aluminum gate, 4>m, the electron
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affinity of the oxide, Xoxide, and that of silicon, % as well as the bandgap energy of silicon,
£g. The Vfn is given by [65]
Qo
Cr.

(2 - 1)

<fM and <
j>
's are the modified work functions of metal and semiconductor, respectively.
The modified work functions are considered as energy levels from the respective Fermi
level in the metal and semiconductor to the oxide conduction band edge. Q0 induces
charges in both the metal and semiconductor with zero gate voltage.
2.1.2 Three Regimes of Biasing
Conditions
To understand the different bias modes of a MOS capacitor we now consider
three different bias voltages. One below the flatband voltage, Ffb, a second between the
Ffb and the threshold voltage, Vj, and finally one larger than the VT. These bias regimes
are called the accumulation, depletion and inversion mode of operation. These three
regimes as well as the charge distributions associated with each of them are shown in
Fig.2-3.
vg

<

y*

Y b< Y < Y

Y <Y

1

BACK CONTAC

ACCUMULATION

DEPLETION

BACK CONTAC

INVERSION

Figure 2-3. Three regimes of biasing conditions [64]
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Accumulation occurs typically for negative voltages where the negative charge on
the gate attracts holes from the substrate to the oxide-semiconductor interface. Depletion
occurs for positive voltages. The positive charge on the gate pushes the mobile holes into
the substrate. Therefore, the semiconductor is depleted of mobile carriers at the interface,
and a negative charge, due to the ionized acceptor ions, is left in the space charge region.
In Fig. 2-5, the turning point of the low-frequency capacitance curve is designed as Vy.
This is the critical voltage at which the inversion layer is formed to a significant extent,
giving rise to rapid increase of the inverse charge for higher gate voltages. In other
words, the Vj specifies the gate voltage at strong inversion. Vy is defined as [65]
(2-2)

To include the effects of work function difference and oxide charge, Vj is modified as
[65]
(2-3)

In inversion, there exists a negatively charged inversion layer at the oxidesemiconductor interface in addition to the depletion-layer. This inversion layer is due to
minority carriers, which are attracted to the interface by the positive gate voltage.
The energy band diagram of an n-MOS capacitor biased in inversion is shown in
Fig. 2-4. The oxide is characterized as an insulator with a very large bandgap, which
blocks any flow of carriers between the semiconductor and the gate metal. The bandbending in the semiconductor is consistent with the presence of a depletion layer. At the
semiconductor-oxide interface, the Fermi energy level £> is close to the conduction band
edge, as expected when a high density of electrons is present.
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Semiconductor

Metal
Oxide

Figure 2-4. Energy band diagram of a MOS structure biased in inversion [64]
2.1.3 MOS Analysis
MOS Capacitance. Capacitance voltage measurements of MOS capacitors provide
a wealth of information about the given structure, which is of direct interest when one
evaluates an MOS process and a resulting device. Since the MOS structure is simple to
fabricate, the technique is widely used. The low frequency or quasi-static measurement
maintains thermal equilibrium at all times. This capacitance is the ratio of the change in
charge to the change in gate voltage, measured while the capacitor is in equilibrium. A
typical measurement is performed with an electrometer, which measures the charge
added per unit time as one slowly varies the applied gate voltage. The high frequency
capacitance is obtained from a small-signal capacitance measurement at high frequency.
The capacitance is measured by applying a small ac voltage in addition to the DC gate
voltage.
However, the MOS capacitor is more complicated because of the voltage
dependence of the surface space-charge layer in silicon. The space charge of the

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

24

depletion layer acts as another capacitor Cd in series with CQ , giving an overall
capacitance of
C C
C = — 9-1— .
Co+C,

(2-4)

C ,= ^ .
■xd

(2-5)

The space-charge-layer capacitance is

Under the condition of carrier accumulation, there is no depletion layer under the
silicon surface, and the overall capacitance is equal to C0 . In strong inversion, the
maximum space-charge width x dm becomes a constant, and Cd is also a constant. With
biasing voltage between the condition of carrier accumulation and strong inversion, the
space-charge-layer width x d is a function of the bias voltage VG and is given as [65]
s sn
2Vr
,
^ = 7 T ± ( J l + --------------------------------------------------- (2'6)
C0 V ^ , e 0N a
The capacitance between accumulation and strong inversion is given as
r
C = __________ —2_________
[l + (2 C l l q N as seQ)Vc f 2 '

(2-7)

The low frequency capacitance CLF and high frequency capacitance CHF follow the
capacitance curve in accumulation and depletion regions until carrier inversion sets in.
In inversion, at very low frequency, the CLF follows the curve shown in Fig. 2-6.
The mechanism responsible for the low-frequency capacitance-voltage characteristics is
carrier generation within the space-charge layer [65]. To understand this effect, let us
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examine the incremental change of charges upon the application of a positive voltage,
shown in Fig. 2-5 [65].

S

(a)

ib)

Figure 2-5. Charge distribution (a) high and (b) low frequencies
The incremental positive gate voltage increases the silicon surface potential y/s so
that holes are depleted and the depletion layer is widened. Therefore, more negative fixed
charge is established at the edge of the neutral p-type semiconductor, as shown in Fig. 25a. This leads to two capacitors in series with an overall capacitance, expressed by Eq.
(2-4). If we assume that electron-hole pairs can be generated fast enough, the generated
holes will replenish the depleted holes at the edge of the depletion region. At the same
time, the generated electrons will be drawn by the field and accumulate at the siliconoxide interface (Fig. 2-5b). The overall capacitance now is C0 . As a result, the
capacitance-voltage characteristics are frequency-dependent, and the generation rate
determines the frequency range of transition. At high frequency, the space charges can
not follow the frequencies. In strong inversion, because the potential across the
semiconductor increases beyond VT , another type of negative charge emerges at the
oxide-semiconductor interface and this charge is due to minority carriers. As one further
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increases the gate voltage, the depletion layer width barely increases further and reaches
to the maximum value xd J , so the depletion capacitance given by Eq. (2-5) becomes a
constant which leads to a constant MOS capacitance [65].
Capacitance Models. Here the capacitance was derived by a simple capacitance
model. The MOS structure is treated as a series connection of two capacitors: the
capacitance of the oxide and the capacitance of the depletion layer.
In accumulation, there is no depletion layer. The remaining capacitor is the oxide
capacitance, so that the capacitance equals
CLF = CHF = C0 , for Vc < VFB.

(2 -8)

In depletion, the MOS capacitance is obtained from the series connection of the
oxide capacitance and the capacitance of the depletion layer, or
(2-9)

In order to find the capacitance corresponding to a specific value of the gate
voltage we also need to use the relation between the potential across the depletion region
and the gate voltage, given by

(2- 10)

In inversion, the capacitances are given by

Clf —C0 and CHF —

-----, for VG
>VT.
X
G
T

1
1

.

d, T
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The configuration of low and high frequency capacitance are shown in Fig. 2-6.
The dotted lines are the low and high frequency capacitance obtained with the simple
model and the solid lines are the exact solution for the low frequency capacitance and
deep depletion capacitance. It is clear from the figure that the approximation is rather
crude when it comes to describing the full behavior. For full behavior describing, we can
derive the exact models.

Simple
model

//

Low frequency
capacitance

A

High frequency
capacitance

Deep depletion
capacitance
Vn

VT

Gate Voltage (V)
Figure 2-6. Low and high frequency capacitance configuration
The exact capacitance equations for low frequency capacitance CLFexact, deep
depletion capacitance Cs dd, and high frequency capacitance CHFexact are listed below
[64].

L F ,e x a c t

E s,eq = 2sign(<fis )

[2sinh(— )-e x p (

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

(2-14)

28

E s ,d d

= siS^(<t>s )

{2 y - sinh(~-) + e x p ( ^ ) ( e x p ( - ^ ) -1)}
V

£s

' T

“ T

' T

(2-15)

'T

and the corresponding gate voltage is
vc = VFB + <ps + Vox, with Vox —tox E sdd {(f)s )

(2-16)
£ ox

c „ , „ ■ ^ ^ < e x P( ^ )[1- e x p(- a , )] + exp W ) W
E s,e„

- 1')

(2-17)

1 + A

where A for a p-type substrate is
A = 0 for (f>s < 0 and (j)F > 0

(2-18)

exp(17S) ~ U S “ 1
F( U s Uf )
A = ----------------------------- —---------------------- for ^ > 0 and ^ > 0.
rexp(E/ F)(1 - exp(-^))(exp(-c) - -1) ^
0J

(2-19)

2 F r (^|f/F)

The expression with A = 0 for all possible surface potential equals the low frequency
capacitance. The function F is related to the equilibrium electric field by
m u r ) - ^E ~

(2-20)

and the normalized parameters U , Us and UF are defined as
U = <f>/VT, Us =$S /VT, UF =<j)F iV T

(2.-21)

where the gate voltage is still given by

VG =

V FR +<f> S + V OX » W ith VOX = t o x E s,eq (.0S ) ~
s ox

‘
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2.2 Ail Polvmer Capacitor Fabrication
There are rare reports about all-polymer devices fabricated by UV lithographic
techniques, especially for all-polymer thin-film capacitors [55]. The thin-film capacitor
was fabricated by UV lithographic techniques. The device was made through the process
outlined in Fig. 2-7 (a)-(e). An MOS-like structure was adopted, including three kinds of
polymer materials. P-type semiconducting polymer, PPy, was used as the semiconductor.
The conducting polymer, PEDT/PS3, was applied as the gate material, and the dielectric
layer used PVP as the insulation layer.

All three polymers are solution-based and

suitable for spin-coating.
A silicon wafer with a layer of silicon dioxide was used as the substrate. Three
layers of polymers, PPy, PVP and PEDT/PSS from the bottom to the top, respectively,
o

were spun on the wafer. Each layer was baked at 100-105 C for 1-5 minutes before the
next layer was spun. Then aluminum (Al) was deposited on top of the PEDT/PSS by
thermal evaporation.

Al, instead of photoresist (PR), was used as an etching mask

because PR is difficult to remove selectively. Moreover, it was found that PVP can be
dissolved in many organic solvents such as AZ300 (PR 1813 developer), ethyl alcohol,
and isopropyl alcohol. Even PR itself can dissolve PVP to some degree. Al was also
used to prevent polymer layers from being attached during UV lithography. Finally the
polymer capacitor was patterned with dry etching. Two minutes reactive ion etching
(RIE) was enough to remove the PEDT/PSS and PVP layers.
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Figure 2-7. Outline of the thin film capacitor fabrication process
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Though only basic lithographic techniques were applied, several issues need to be
considered and avoided.

Moisture inside the polymer layers can cause polymer

degradation. One method to solve this problem is to bake each layer dry completely after
the spin-coating step. The other way is to make the fabrication process continuous so as
to prevent moisture from being introduced. Moreover, the device also needs to be baked
after longer periods of time between the two fabrication steps.
Spin-coating is the main fabrication approach in this work. There are several
advantages of spin-coating, such as fine structures and global planarization. However,
problems still exist and affect the performance of the electronics devices. For example,
gap-filling, multilevel structures and shrinkage may be introduced by spin-coating. The
other issue related to the multilayer spin-coating is the interlayer mixing, occurring at the
interface between two layers. It is due to the penetration of solvents of the later spincoating polymer into the previous polymer film. The function of the interlayer mixing
can assist or confine the carrier transport between the two layers. Proper control of film
morphology resulting from the polymer deposition process remains a challenge [66]. It is
certain that some of the mentioned issues have occurred in the fabrication process and
have affected the electrical properties of the thin-film capacitor.

2.3 Electrical Results and Discussions

The thin-film capacitor was characterized in the air with the Keithley Test and
Measurement Instrument. Keithley software provides a comprehensive analysis to the
measured and calculated parameters. There are two models for testing quasistatic and
high frequency capacitance in the System 82 simultaneous C-V System with windows-
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based Metrics-ICS C-V software. Figs. 2-8 and 2-9 show the electrical characteristics of
the polymer capacitor.
In Fig. 2-8, the curve of quasistatic capacitance of the polymer capacitor is similar
to that of a conventional silicon-based capacitor.

The accumulation, depletion and

inversion regimes were demonstrated through the capacitance-voltage relationship. The
capacitance is given by the series capacitance of the insulator layer ( C, ) and the depletion
layer ( Cd), and is given by
C = C;Cd /(C; + Cd).

(2-23)
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Figure 2-8. Quasistatic capacitance curve of the all-polymer capacitor
The formation of the accumulation layer for negative bias voltage is illustrated in
Fig. 2-8, as the tested capacitance tends towards the capacitance of the insulating layer.
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The capacitance decreases as the bias voltage becomes more positive than the Kfb,
showing the formation of the depletion layer. Inversion is caused by the accumulation of
the minority carriers beneath the insulator. The production of minority charge carriers is
controlled by the thermal generation rate of electro-hole pairs [67], which is a relatively
slow process. In order to obtain the onset of the inversion, the testing parameters need to
be adjusted carefully to make the minority carriers capable to follow the probe signal and
accumulate under the insulator.
It was found that swelling occurs during the spin-coating PVP dielectric film. It
made the insulator capacitance unstable due to the non-uniform thickness of the film. To
solve this problem, one method is to change the insulation material, and another one is to
adopt gas phase deposition, such as thermally evaporating the PVP powder.
Because we choose p-type conducting polymer as the semiconducting layer,
polymer capacitor is an nMOS capacitor from the definition of the nMOS capacitor. The
high frequency capacitance curve in Fig. 2-9 is an anomalous effect to an nMOS
capacitor, which should have reverse configuration as the high frequency curve shown in
Fig. 2-6.
Charge storage is the key factor in considering the high frequency capacitance
shown in Fig. 2-9. Unlike the conventional charge storage in semiconductors, charges
injected into the valence and conduction bands are not expected to remain in the band
states. The structural relaxation around the charges occurs when charges are added to the
polymer chains. The processing of conducting polymers degenerate in the ground state
with a preferred sense of bond alternation, and the localized states are the bond
alternation defects known as solitions. The formation of solitions in conducting polymers

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

34

may be shown by the appearance of new optical absorption below the bandgap associated
with the solution vibrational and electronic transitions [20].
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Figure 2-9. High frequency capacitance curve of the all polymer capacitor
The capacitance is the change in charge density at interface between the insulator
and the conducting polymer, and these added charges are stored in solution-like states,
and then ° ^ / q y can represent the capacitance. The whole structure of the capacitor
consists o f three layers of polymers and two polymeric interfaces. The top and bottom
layers are the electrically conductive polymers.
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CHAPTER THREE

MOS CAPACITOR BY LAYER-BY-LAYER SELF-ASSEMBLY

3.1 Electrostatic Layer-by-Layer Self-Assembly

Nanomaterials exhibit truly unique, novel, and sometimes tunable properties
nonexistent in their bulk counterparts [68]. A great deal of attention has been attracted for
applications of nanoparticles as building blocks to microelectronics, optoelectronics and
catalysis [69][70][71][72][73][74][75]. One prevalent mechanism by which self-assembly
processes occur is through electrostatic interactions between nanoparticles or molecules.
This method was first introduced and reported by Iler in 1966 [76], who published the
original technique of constructing multilayer films composed of positively and negatively
charged colloidal particles, such as silica and alumina. The technical significance of this
novel process went unnoticed until the 1990s, the decade in which the seed of
nanotechnology sprouted. Decher [77] revisited the concept when he reported the
fabrication of multilayer polymeric thin films composed of oppositely charged
polyelectrolytes. Since then, countless numbers of research groups have utilized this
approach to attain functional nanostructures composed of metals, semiconductors,
magnetic materials, molecular dyes and other polymers, which retained the distinctive
optical, magnetic and electrical qualities of the starting nanomaterial [78][79][80][81].
The oppositely charged species are held together by strong ionic bonds and thus form
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uniform, sturdy and stable films [77]. The process of electrostatic layer-by-layer selfassembly (LbL-SA) is governed by the adsorption and desorption equilibria in cationic
and anionic solutions, and the film deposition involves a simple immersion, rinse and dry
steps in a cyclic manner, as shown in Fig. 3-1. The thickness of polyelectrolyte species
can be tuned with the degree of ionization, or more simply, with the solution pH [82].

I

(fyanion

I l y a , ! : 1-2 nm.

Figure 3-1. Schematic illustration of electrostatic LbL-SA procedure [82]
The LbL-SA can also be applied to polymeric and other organic molecules, such
as conjugated conducting polymers [83], dendrimers [84], chromophoric and electrooptic
polymers [85][86]. This LbL-SA process has shown the versatility of incorporating a
wide range of materials into the formation of self-healing molecular level functional thin
films. Naturally, the LbL-SA process has been used in diverse applications such as non
linear optics, chemical sensing and other functional films and devices.
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3.2 Self-Assembled MOS Capacitor Fabrication

3.2.1 Experiment
Originally, MOS capacitors, with thermal Si02 as the gate oxide, have become the
prime structure to carry out digital functions in silicon integrated circuits. However, the
fabrication of a MOS capacitor using the conventional silicon MOS technology demands
sophisticated facilities. High process temperature also needs to be balanced to avoid the
damage to subsequent processes, and the growth rate of the thermal silicon dioxide is
usually very low. Hereby, an approach (shown in Fig. 3-2) to fabricate the basic MOS
capacitor with a technique combining traditional lithographic technique and LbL selfassembly was developed because a dielectric layer consisting of silica and polyion can be
self-assembled easily and rapidly. The insulating layer is made of several different
numbers of layers of LbL self-assembled silica nanoparticle thin film. Capacitors are
fabricated on 4 inch p-type and n-type silicon wafers, respectively.
Poly (diallyldimethylammonium chloride), MW 200-300 K (PDDA, Aldrich),
and poly (sodium 4-styrenesulfonate), MW 70K (PSS, Aldrich), were commercially
available and used without further purification at a concentration of 1.5-3 mg/ml. The pH
of the solutions was adjusted by adding aqueous NaOH or HC1. PDDA is a quartemary
ammonium linear polycation and PSS (pKa \) is a linear polyanion. Polyions were used
in solutions at pH 8. SiCh colloidal solutions (231 mg/ml, Nissan Chemical) were diluted
in water to provide concentrations of 10 mg/ml at pH 9. The diameter of a silica particle
was 45 ± 5 nm.
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Figure 3-2. Scheme of MOS capacitor’s fabrication
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The substrates are 4 inch silicon wafers, which are P type (orientation <100>,
10n»cm) and N type (orientation <100>, 2-6Q»cm). A double-sided mask aligner
(EV420 from Electronic Visions) was used as the UV light illuminator. A1 layers were
deposited on a silicon substrate by the DV-502A high vacuum evaporator from Denton
Vacuum, Inc. A scanning electron microscope (SEM) and an atomic force microscope
(AFM) were used to measure the dimensions and the surface roughness of the thin film.
The electronic characteristic instrument was from Keithley Co., Inc. Ultrasonication was
performed with an 8892 Cole-Parmer ultrasonic cleaner.
Initially, the 4 inch silicon wafer was put into sulfuric acid and hydrogen peroxide
solution (volume ratio 3:7) at 70 °C for 1 hour. The wafer was completely rinsed by DI
water and baked on a hotplate at 150 °C for 5 minutes to remove the moisture. Then it
was placed on a spinner to coat a layer of negative photoresist (NR9-1500P from
Futurrex). The maximum speed was set at 1200 rpm for 40 seconds. The wafer with
photoresist was baked on a hotplate at 150 °C for 90 seconds. The resist was
subsequently exposed by UV light for 40 seconds to transfer the pattern from the mask
onto the resist. Next, it was baked at 115 °C for 95 seconds and finally immersed in
developer solution RD6 for 12 seconds. At this point, the capacitor pattern was
transferred onto the resist. Following the above steps, LbL assembly of 45 nm silica
particles was implemented on the silicon wafer. The sequence of the alternate immersion
was [PDDA (10 min) +PSS (10 minXh + [PDDA (10 min) + silica (10 min)]n. Here, n
equals to 4, 6, 8, and 10. The intermediate rinsing and drying after each immersion was
necessary. The rinsing was done by purging the wafer in DI water flow for 1 minute.
Then, the wafer was placed on a spinner and spun to remove water by centrifugal force.
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The maximum rotation speed was set at 1300 rpm for a period of 45 seconds.
Subsequently, the deposition of A1 was earned out at a pressure of 10-5 mTorr with a
deposition rate of 5 A/s until a thickness of 1500 A was reached. The wafer was then
soaked into acetone solution for 1 minute to dissolve the photoresist, and an ultrasonic
bath was introduced for roughly 3 seconds to improve the lift-off.
3.2.2 SEM and AFM Measurements
The SEM is one of the most versatile and widely used tools of modem science as
it allows the study of both morphology and composition of biological and physical
materials. The SEM has a large depth of field, which allows a large amount of samples to
be in focus at one time. The SEM also produces images of high resolution, which means
that closely spaced features can be examined at a high magnification. The combination of
higher magnification, larger depth of focus, greater resolution, and ease of sample
observation makes the SEM one of the most heavily used instruments in research areas
today.

Figure 3-3. SEM image of the MOS capacitor arrays
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Figure 3-4. SEM image of an MOS capacitor
Figs. 3-3 and 3-4 are the capacitors’ images taken by SEM. They are showing the
MOS capacitor arrays including both square and circle configurations, and one of the
MOS capacitors with dimension 200jUmx200^im.
AFM provides pictures of atoms on or in surfaces. The AFM works by scanning a
fine ceramic or semiconductor tip over a surface much the same way as a phonograph
needle scans a record. The tip is positioned at the end of a cantilever beam shaped much
like a diving board. As the tip is repelled by or attracted to the surface, the cantilever
beam deflects. The magnitude of the deflection is captured by a laser that reflects at an
oblique angle from the very end of the cantilever. A plot of the laser deflection versus tip
position on the sam ple surface provides the resolution o f the hills and valleys that

constitute the topography o f the surface. The AFM can work with the tip touching the
sample (contact mode), or the tip can tap across the surface (tapping mode). AFM is
being used to solve processing and materials problems in a wide range of technologies
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affecting the electronics,

telecommunications,

biological,

chemical,

automotive,

aerospace, and energy industries. The materials being investigated include thin and thick
film coatings, ceramics, composites, glasses, synthetic and biological membranes, metals,
polymers, and semiconductors. The AFM is being applied to studies of phenomena such
as abrasion, adhesion, cleaning, corrosion, etching, friction, lubrication, plating, and
polishing.

Figure 3-5. AFM image of 4-layer of silica nanoparticles
Here, AFM was applied to check the film quality of the silica nanoparticle layers
as shown in Fig. 3-5. From the image, it is showing that silica nanoparticles were self
assembled uniformly on the silicon substrate. The films were constructed with silica
nanoparticles, polycation, and air filled pores. The film quality will influence the
dielectric constant of the insulator layer largely as discussed in the following section.
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3.3 Electrical Results and Discussions
3.3.1 High Frequency Analysis
The self-assembled MOS capacitors were tested by Keithley Instruments. The
high frequency capacitance curves for both pMOS and nMOS capacitors are shown in
Fig. 3-6 and Fig. 3-7. As we know, for high frequency capacitance, it equals to Cox in
the accumulation region.
COT= « . —
*ox

(3-1)

e0 is the permittivity in vacuum, A is the area of the capacitor, and tox is the thickness
of the silica nanoparticles layers.
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Figure 3-6. High frequency capacitance of pMOS capacitor
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The dielectric constant, s , of silica nanoparticle films is influenced by the quality
of self-assembled films greatly.

By calculation, it is found that s is about 3.25 for

pMOS capacitor (good film quality) and around 30 for nMOS capacitor (poor film
quality). The reason in the difference is the assembled silica nanoparticles dielectric
layers were constructed with silica nanoparticles, polycation and air filled pores; and also
the £ of polycation is about 10 times larger than that of silica.

If the particles are

uniformly coated and closely packed like shown in Fig. 3-8, it will give better dielectric
properties. Otherwise, the s will change noticeably.
Particle surface

Figure 3-8. Closely packed the nanoparticles
However, the MOS capacitor is more complicated because of the voltage
dependence o f the surface space-charge layer in silicon. The space charge of the
depletion layer acts as another capacitor Cd in series with Cox , giving an overall
capacitance of
Q

_

CO X Cd

(3-2)

The space-charge-layer capacitance is
(3-3)
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£s is the dielectric constant of silicon. The space-charge-layer width xd is a function of
the bias voltage VG. We can obtain the relationship between them is

= ^c ox (Jv 1+— s V

" !) •

<3' 4)

C,
C - ___________ —__________
[l + (2 C o2 x l q N as s£0)VGf 2 '

(3-5)

1
1
2
—T = —?— '-----------------•
C 2 C 2X qNmeMs 9

(3-6)

Substitution of Eqs. (3-3) and (3-4) into Eq. (3-2) leads to

Thus, we can get

With the biasing voltage between the condition of carrier accumulation and inversion, we
can plot 1/C2 vs. Vc to obtain a linear relationship. The dopant concentration of the
semiconductor can be calculated from the slope of such a capacitance-voltage plot
because the slope K:

q N ae se 0

•

(3-7)

Take the nMOS with 10-layer silica nanoparticles for example, and the Fig. 3-9 shows
the capacitance-voltage relationship, and Fig. 3-10 shows the linear part between
accumulation and inversion regimes. We can get Na value by calculation. Na equals to
1.3xl016cm*3.
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3.3.2 Interface Trap Density Analysis
We applied Keithley Interface trap density (A t) library [87] to perform interface
trapped charge density analysis. Interface trap charge is important in determining device
integrity. In fabrication environments, trap density must be carefully controlled. Interface
trapped charge can be of several types, such as structural, oxidation-induced defects,
metal impurities and other defects caused by radiation or bond-breaking processes. The
interface trapped charge is located at the Si-SiC>2 interface. It is in electrical proximity to
the underlying silicon, which can be either charged or discharged.
Fig. 3-11 shows interface trap density vs. trap energy.
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In the Fig. 3-11, the A t as a function of the silicon band-gap energy measured
with respect to the valence-band edge. A t is extracted from its capacitance contribution
to the measured C-V curve. Low-frequency capacitance CLF is measured at a frequency
low enough that all interface traps follow. The measured CLF therefore contains interface
traps and depletion layer capacitances in parallel. Because interface traps do not follow
high frequencies in inversion and over part of the depletion region, the measured CHF, in
these regions, contains only the depletion layer capacitance. Subtracting depletion layer
capacitance, extracted from the measured high-frequency capacitance, from the depletion
layer capacitance in parallel with the interface trap capacitance, extracted from the
measured CLF, yields the interface trap capacitance. Following this procedure, A n can be
calculated from [88]
qD,r = Cn = A — - ! ■ ) - ' - A — - 5 - r ' •
'~'LF

^O X

HF

0-8)

^ OX

Non-ideal effects in MOS capacitors include fixed charge, mobile charge and
charge in surface states. All these types of charge can be identified by performing a
capacitance-voltage measurement, and all of them cause the shift of the flatband voltage.

3.4 Stability of Silica Nanoparticles Insulator

Three weeks after the first testing, we retested the pMOS and nMOS capacitors
again. The retested high frequency curves were plotted in Figs. 3-12 and 3-13.
W e found

that the perform ance o f the thinner insulator layers

nanoparticleschanged

o f silica

noticeably. For example, originally, the insulation

layer

capacitance in nMOS capacitor can reach 120pF for 4-layer nanoparticles insulator, while
it was changed to 20pF three weeks later, and the 6-layer one had the same problem.
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Conversely, the thicker insulation layers, such as the 8-layer and 10-layer insulators, are
more stable.
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Figure 3-12. High frequency capacitance of pMOS (three weeks later)
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Figure 3-13. High frequency capacitance of nMOS (three weeks later)
The cause of this change in capacitance of the thinner silica nanoparticle
multilayers was given based on qualitative analysis. We assume that the dielectric
constant of the nanoparticle multilayer was not determined by the materials themselves
like in inorganic materials because the properties of the assembled multilayer can be
influenced by the properties of the constituents, particle size, surface properties,
interparticle interactions, and interparticle distance. Interparticle distance is strictly
tailored by the thickness of the silica nanoparticle multilayer [89], For the thinner
nanoparticle multilayer, the interparticle distance is subject to change, which causes the
capacitance unstable.
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CHAPTER FOUR

POLYMER JUNCTION FIELD EFFECT TRANSISTOR

4.1 JFET Device Characteristics

The junction fleld-effect transistor (JFET) and the MOSFET have in common the
fact that an electric field perpendicular to the semiconductor surface is used to control
current flow in the source to drain direction. In the JFET, however, the field occurs across
a conventional PN junction depletion layer in the bulk region, and there is no gate oxide
layer. The basic behavior is similar in both devices, while the current flows in JFET by
majority carriers only, with a pinch-off region near the drain side of the conducting
channel [90].
The JFET is a device providing a controlled transport of majority carriers through
a semiconductor. The Fig. 4-1 illustrates the essential nature of the JFET topology, actual
geometry varies depending on the intended application and fabrication techniques.
Drain
Channel
Depletion
Gate

Source
Figure 4-1. Schematic of JFET
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The JFET has at its heart a nonlinear resistor fabricated from a semiconductor
material. To be specific we refer to a ‘P-channel’ device, meaning the conducting
material is a P-type semiconductor.
The resistance of the channel is a function of its geometry and the carrier transport
parameters of the doped semiconductor. Suppose now that the channel geometry is
changed, e.g., by gouging out the dark grey area shown on both sides of the channel (Fig.
4-1). This is a change of channel geometry, in particular a smaller channel cross-section,
which increases the channel resistance. Therefore, for a given drain-source voltage VDS,
less current will flow after the gouging.
On the other hand, the channel cross-section can be effectively varied without
physically removing the material. That is, charge carriers can be effectively removed
from part of the cross-section, electrically reducing the channel cross-section and so
reducing its conductivity. To effectively remove carriers from a region we simply need to
push them out of that region, and the way to push a charged carrier is with an electric
force. The JFET makes use of the fact that a very strong electric field exists across a PN
junction, and this field effectively controls carriers in the junction region. The gate
electrode shown in the Fig. 4-1 is formed as a PN junction, with the channel forming one
side of the junction. Typically, the gate side of the junction is relatively heavily doped so
that the junction depletion region extends largely into the channel.
The width of the depletion region increases with increasing reverse-bias V cs ,
extending further into the channel and further increasing the channel resistance. For small
values of VDS, the JFET characteristic is linear, as illustrated by Fig. 4-2. Increasing the
magnitude of V GS increases the depletion width and increases the channel resistance. The
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drain characteristics correspond to a variable resistor, with a voltage-controlled
resistance.

increasing
reverse-bias

Figure 4-2. Sketch of linear region of JFET
The reason for the emphasis on small values of V DS in the discussion above arises
from the fact that the gate junction extends a significant distance along the channel length
as well as across the channel width. Since the channel is a continuous resistor there is a
voltage drop along the length of the channel, and so the gate reverse-bias actually varies
along the gate perimeter. In addition, of course, the reverse-bias changes as the V DS
changes, and so there is an influence of the V DS on the resistance of the channel. In this
respect make careful note of the fact that the junction voltage is not the same as the V GS ;
it is the channel and not the source terminal that forms one side of the junction. As
already noted, because of the voltage variation along the channel, the width of the
depletion region varies along the channel, being larger at the drain end of the channel.
And, moreover, the depletion region width changes as the V DS changes.
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Indeed, as the VDS increases, the reverse bias across the junction increases, and
the channel carries less current for a given voltage than it would otherwise. The drain
characteristics viewed over a larger range of V DS than before appear roughly as shown in
the Fig. 4-3.
Id

- vn s = 0
i

n c re a 3 i ng

re v e ra e -b ia

Figure 4-3. Sketch of I D with higher V DS
As the V DS increases further, a condition known colloquially as pinch-off occurs.
The current-voltage characteristics beyond pinch-off are called the saturation region
because the drain currents are saturated as shown in Fig. 4-4 [65]. This is the condition
wherein the depletion region extends entirely across the channel. This occurs initially at
the drain end of the channel since that is where the depletion width always is widest.
When pinch-off occurs there is a junction depletion region between the drain and the
source end of the channel. Further increases in V DS are taken up primarily by depletionwidth changes in this junction region with only second order effects on overall channel
conduction thereafter. All carriers forming the source-end current are swept across pinchoff junction region by the strong electric field.
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Id

ds

Figure 4-4. Sketch of saturation region of JFET
In conclusion, the JFET carrier-transport channel conductivity is modified by the
electric field associated with the depletion region of a reverse-biased junction which
extends into the channel. The nature of the control process is such that the ability of the
channel to carry current is greatest when the control junction has zero bias and decreases
with increasing reverse bias. A JFET thus inherently is a device that is on with no control
exerted, and is turned off with increasing reverse bias. This is depletion-mode operation.

4.2 Fabrication of Polymer JFET

The polymeric thin film JFET was fabricated with lithography techniques. The
JFET is a device providing a controlled transport of majority carriers through a
semiconductor, and its key part is a nonlinear resistor fabricated with a doped
semiconductor material. To be specific we refer to it as a p-channel polymeric JFET
because the conducting material is a p-type semiconductor polymer material, PEDT/PSS
in this work. The gate material is an n-type polymer, CNPPV. The device was fabricated
through the processes outlined in Fig. 4-5 (a)-(d).
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Figure 4-5. Fabrication procedures of JFET

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

58

First, a silicon dioxide wafer, which can also be glass or polymer materials, was
used as the substrate with covering a layer of evaporated aluminum (Al). Two layers of
polymers, PEDT/PSS and CNPPV, were spun on the substrate at the bottom and on the
top, respectively. Each layer was baked at 100-105°C for 1-5 minutes before the next
layer was spun. Next, Al was deposited on top of the CNPPV by thermal evaporation.
Al, instead of photoresist (PR), was used as an etching mask layer because PR is difficult
to remove selectively. After patterning of Al and RIE of CNPPV, a layer of PEDT/PSS
was spun on top of the pattern to fill the channel region between two CNPPV gates,
followed by another layer of Al evaporated on top of the PEDT/PSS.
Finally, the clean JFET structure, as shown in Fig. 4-6, was built after wet etching
of Al and RIE of the polymer.

Figure 4-6. Digital image of polymer JFET
Though only basic lithographic techniques applied, several issues need to be
considered and avoided.
degradation.

Moisture inside the polymer layers can cause polymer

One approach to solve this problem is to bake and dry each layer

completely prior to the fabrication of the following layers. The other way is to make the
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fabrication process step by step continuously to prevent moisture from the environment.
Compared with p-type polymers, the degradation of n-type polymers is much easier. In
addition to working as electrical contacts, Al evaporated on top of CNPPV as the
passivation layer. The protecting layer of Al makes the electrical performance of the
JFET more stable during a long period of time.

4.3 Electrical Results and Discussions

4.3.1 Drain and Transconductance
Characterization
The p-channel polymeric JFET was characterized in air ambient with the Keithley
Test and Measurement Instrument. Keithley software provides comprehensive analysis to
the measured and calculated parameters.
The capability of the channel to carry currents is highest when the controlled
junction has zero bias and decreases with increasing reverse bias, as shown in Fig. 4-7.
Therefore, the polymer JFET, operated at depletion-mode, inherently is a normally-on
device, which is turned on with no control exerted, and is turned off with increasing
reverse bias. The transconductance characteristic was plotted in the Fig. 4-8.
In the linear region, we can obtain the relationship among I DS, V DS and VGS as
[65]

(4-1)

The transconductance of the linear region is given by [65] derived by using Eq. (4-1):
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Here, Go is the channel conductance without any depletion layers,

is the built-in

potential and Vpo is the sum of the pinch off voltage Vp and the i//().
2qaWunN n
G0 = _*_ ■/>

(4-3)

L is the channel length, W is the channel width and a is the half of the channel height.
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Figure 4-7. Drain characteristics of a p-channel polymer JFET
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Figure 4-8. Transconductance characteristic of a p-channel polymer JFET
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The drain current is proportional to the drain voltage at small V DS as shown in
Fig. 4-9.
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Figure 4-9. Drain current at small drain voltage showing the linear relationship
From the Eq. (4-1), we know the slope is K,

K = ff00 -

V

^
po

Wj ’ N ’ (1 ~ , P ° ~ VaS )
L

\

(4-4)

V PO

which is a parameter relating to the mobility of the conducting polymer channel if the
dimension and material were set.
In saturation region, the relationship between I DS and V GS can be expressed as
[65]

/

m = / oss0

- ~ ' ) !' P

The transconductance in saturation region is given by [65]
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(4-5)

where VP is the pinch-off voltage, and I DSS denotes the drain saturation current at zero
gate voltage. I DSS was 13.8uA from testing when Vos is 0 V. From the drain testing
curves and Eq. (4-5), we derived the following Fig. 4-10, and it shows that th e /D5 is
independent of the VDS, and it was determined by the Vcs. Also, we can obtain the Vp
values at each VGS condition.
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Figure 4-10. Showing IDs independent of VDS at saturation region
4.3.2 Gate Junction Analysis
To identify the pn junction at the gate region, the I-V characteristics of the gate
junction was tested, as shown in the Fig. 4-11 and Fig. 4-12. The breakdown voltage and
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rectification ratio of the PEDT/PSS/CNPPV junction diode are about 10 V and 2.89,
respectively.
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Figure 4-11. Forward-biased I-V curve of the PEDT/PSS/CNPPV junction
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Figure 4-12. Reverse-biased I-V curve of the PEDT/PSS/CNPPV junction
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4,3.3 Al/PEDT Interface
It has been reported that the A1 and PEDT/PSS can form a Schottky diode [91].
Here we test the interface of Ai and PEDT/PSS and found that it has the diode feature as
shown in Fig. 4-13 and Fig. 4-14 for forward and reverse biasing. The breakdown voltage
and rectification ratio of the Al/PEDT/PSS junction diode are about 22 V and 3.1,
respectively.
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Figure 4-13. Forward bias of Al/PEDT/PSS interface
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Figure 4-14. Reverse bias of Al/PEDT/PSS interface
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4.4 JFET Device Stability
The stability of the conducting polymers is one of the key issues related to the
fabrication and performance of polymer devices.
One method has been reported is that of observing the variations in resistance
readings of each polymer sample when it is left open to air for a period of time [92],
Three different polymers have been investigated in the report, polypyrrole, polythiophene
and PEDT/PSS. It was found that polypyrrole and PEDT/PSS have very good stability
with a steady but slow increase in the resistance with time. The increase is due to the
degradation of the polymer samples upon exposure to oxygen.

-4 .0

— - v GS=o.ov
—

Vgs=0.2V
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-3 .0

-2 .5
<

'

Vgs=0.8V
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Figure 4-15. Drain characteristics of the fresh-made JFET
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Figure 4-16. Drain characteristics of the JFET tested after 3 months
By retesting the polymer JFET after three months, we found the device was still
in good working condition as shown in Fig. 4-16, compared with the testing curves of the
fresh-made JFET shown in Fig. 4-15. The reason is the polymer layers were covered by
Al, and the polymer films were kept from contacting with oxygen and moisture.

4.5

Influence of Source Contact

Despite the considerable progress made in recent years in improving the
performance of organic TFTs [93][94][95][96][52], many of the design, material, and
process parameters impacting organic TFT performance are still poorly understood and
poorly controlled. One such parameter is contact resistance. Unlike in field-effect
transistors based on single-crystalline silicon, polycrystalline silicon, or hydrogenated
amorphous silicon, the source and drain contacts in organic TFTs are not easily optimized
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by conventional processes, such as semiconductor doping or metal alloying.
Consequently, organic TFT performance typically suffers from large contact resistance,
perhaps to the point where the speed of organic integrated circuits may not be limited by
the intrinsic carrier mobility of the organic semiconductor, but by the contact resistance
of the TFTs [97].
From the JFET configuration (Fig. 4-17), the sections between the ohmic contacts
and the active region of the channel introduce ohmic series resistances, which are source
resistance Rs and drain resistance R</. These resistances are constant since they are not
affected by the gate or drain voltages. In the linear region of operation, both Rs and Rd
should contribute to ohmic drops. In the saturation region the effect of Rd is negligible,
but Rs has a strong influence because of the negative feedback it produces in the smallsignal equivalent circuit (Fig. 4-1S) analysis [65],
D rain
C ond u ctiv e channel

Source

Substrate

Figure 4-17. Schematic of JFET
Using circuit analysis, it is found that the negative-feedback effect of Rs leads to
an effective transconductance og m :

Sm

& m____

l + SmR S
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Figure 4-18. A small-signal equivalent circuit
Thus, the effective transconductance is equal to g m for small values of gmRs , but it is
reduced when gmRs is comparable to unity, which causes Rs reduces the drain current
[65],
We have used several different materials as source to fabricated JFETs. The drain
characteristics with different source materials, including low resistant wafer, gold (Au),
and Al, were illustrated in Fig. 4-19 (a) (b) (c), respectively. We found that different
source materials were showing different effects on the JFET’s electrical characteristics.
With the low resistant wafer as the source, it is showing that the currents in
saturation region has the increasing trend, which indicates that the Rs has the same level
value as the pinched off channel resistance. In Fig. 4-19 (b), it is showing the drain
cuirent-drain voltage relationship, and it was tested after the sample was baked at 100 °C
for 1 hour because originally the sample was burned out easily at very lower VDS values.
While, in Fig. 4-19 (c), it is showing better results with Al as the source.
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Therefore, any design or process improvements specially directed at a reduction
of the contact resistance in organic TFTs should be regarded as equally important to
improving the performance of organic electronic devices as improvements directed at
increasing the carrier mobility of the organic semiconductor material.
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Figure 4-19. Drain characteristics of different source
(a) low resistant wafer (b) Au (c) Al
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CHAPTER FIVE

FOLLOWER CIRCUIT

5.1 Introduction to Follower Circuit

As we know, polymer materials used for electrical and electronic applications can
be tracked to early 1900s because they have a unique combination of electrical, chemical
and mechanical properties. They normally utilized as thermoplastic and thermoset. With
the development of the integrated circuit (IC), polymer materials took a more and more
important position for their simpler processing in IC manufacturing. There were three
main uses in microelectronics: resists, coating and encapsulation, and packaging.
While, over the last ten years, TFTs using organic semiconductors as the active
material have made impressive progress, and it appears increasingly likely that organic
TFTs will find applications not only as pixel access elements in low-cost active matrix
displays [98][99][100], but also to integrate logic circuitry and memory arrays into lowcost electronic products such as smart cards, smart price and inventory tags, and largearea sensor arrays [ 101 ] [ 102].
Active circuits are ones that can yield gain in the sense of being able to yield
greater power and/or voltage output than input. In most cases, more power can be
delivered to a load by passing the signal through an amplifier than can be delivered

75
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directly from a signal source. Obviously, the gained power has to come from somewhere,
and this is generally from a DC voltage supply [103].
We begin with a simple voltage follower circuit shown in Fig. 5-1 that provides
an output voltage that follows the input voltage. Because the follower’s output impedance
can be quite low compared to that of the signal source, the follower can supply more
power to a load than a high impedance source.

V dd

VlN
R

l

Vqut

Figure 5-1. JFET follower circuit configure (p-channel)
For the emitter follower, the input resistance can be determined as
r ,= (P +

(5-1)

where Re is the equivalent resistance from the emitter terminal to ground. For the output
resistance, which can be determined as
(5-2)
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where Rs is the equivalent source resistance. Hence, a large j3 helps make the input
resistance high (the circuit draws only a small amount of current and, therefore, receives
the maximum voltage signal from the source) and the output resistance low (the output
voltage is independent of the load).

5.2 PSpice Simulation of Follower Circuit

First to identify the circuit features, PSpice was used as the simulation tool to
check the input and output relationship, such as AC sweep and transient features. The
Fig. 5-2 shows the follower schematic configuration simulated by PSpice.
.......................................................... v i ...............................................

15V

ml
out
.
V2

.

R3'

^ .

.

500k

Figure 5-2. Follower circuit configuration I
Fig. 5-3 shows the AC sweep simulated results of the circuit. From the figure, it
can be seen that when the input signal was higher than 3k Hz, the output signal can
follow the input signal at the condition of Fig. 5-2. When the frequency of stimulated
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signal was lower than 3 kHz, there was phase shift between the input and output signals,
which can be adjusted by changing the values of RC at the input side. Correspondingly,
Fig. 5-4 shows input-output relation at 1 kHz, and Fig. 5-5 is at frequency of 30 kHz.
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CHz
o V (in i)

T
O u tp u t

5KH?

lO KHz

15K H 2

20K H z

25K H z

o V (o u c )
F re q u en c y

Figure 5-3. AC sweep characteristic
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Figure 5-4. Transient characteristic at frequency equals to 1 kHz
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Figure 5-5. Transient characteristic at frequency equals to 30 kHz
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Another configuration of the follower is shown in Fig. 5-6. Here we connected the
input signal to the JFET directly. From the simulation as seen in Figs. 5-7, 5-8, and 5-9,
we found the different results compared to the configuration I at lower frequencies.
Where we combined these results from two configurations, it shows that the phase shift is
influenced mainly by the input part of the circuit.

V1

. JbreakR .

V2

R2

Figure 5-6. Follower circuit configuration II
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Figure 5-7. AC sweep characteristic
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Figure 5-9. Transient characteristic at frequency equals to 30 kHz

5.3 Follower Circuit Fabrication
5.3.1 Inkjet Printing Technology
The polymer based follower circuit with the JFET as an active device was
fabricated by a combination of UV lithography and inkjet printing technology (IPT).
IPT allows accurate and reliable printing over large areas with no substrate
contact at all while different materials can simultaneously be delivered from multiple
nozzles. A precise control of any dispensed volume and in situ processing is possible.
IPT, being a data driven process, can be easily set up and modified to suit different
applications. From its origin as a non-contact ink printing invention, where in it became a
success in the 1980’s, inkjet technology has become a state-of-the art solution in
microdispensing. The corresponding methods are mature and applied in fully automated
processes today. However, any really new challenges can be found on the nano-, picoscale and beyond as well as in highly automated, severe industrial conditions. IPT is now
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sufficiently robust to also handle meltable solids as well as polymer and particle laden
fluids. Since the last decade, IPT has begun complementing several conventional material
fabrication and depositioning technologies.
Today, as a result of advances in precision and accuracy, a variety of electronic
devices, including flat panel displays, are already fabricated using IPT. Here, IPT
represents a low cost alternative to expensive photolithography, screen printing
techniques or spin coating processes. Table 5-1 is showing the comparison of IPT with
the other technologies [104],
Table 5-1. Manufacturing processes and materials systems [104]
Process
Flexcographic
Stamping
Stenciling
Dispensing
Inkjetting

Spin-coating

Materials
Polymer thick film
conductor and
dielectric
Nanoparticle inks;
conductive and
dielectric polymers;
organic
semiconductors
Organic
semiconductors

Feature size
50pm Line/Space

Printing type
Contact printing

100pm Line/Space

Non-contact
printing

75pm Line/Space

The inkjet technique allows the polymers to be printed from a liquid solution and
brings advantages by eliminating the need for complex multi-shadowing techniques for
depositing small molecules. For special applications in the production of polymeric
passive and active electronic components as well as complete circuits, on the lab scale,
IPT has demonstrated to be a promising, low cost alternative to conventional printing
techniques.
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5.3.2 Fabrication
The follower circuit is including a p-channel polymer JFET and an ink-jet printed
resistor. The fabrication procedure is shown in Fig. 5-11 (a)-(c).
The fabrication procedures are similar to those of JFET’s fabrication illustrated in
Chapter 4, except that we need to fabricate Al wires for signal input, output and testing.
The fabricated circuit was ready for resistors printed on it. We choose PPy, which
is a kind of polymer material, was used to build the load resistor because of its excellent
printing properties. It was found that printed PPy has better uniform surface than the
other polymer materials, such as PEDT/PSS and polyaniline (PANI). The inkjet printer
and the condition for printing the resistor were shown in Fig. 5-10 and Table 5-2.

:jddro'0’

Figure 5-10. Inkjet printer system
Table 5-2. The conditions for printing PPy resistor
Volts
64V

Width
97ms

Frequency
300Hz

Temperature
40°C
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Dram

► Resistor

(c)
Figure 5-11. Follower circuit fabrication procedures
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The fabricated AC follower is shown in Fig.5-12 with printed resistor on it.

Channel

Figure 5-12. Polymer AC follower circuit

5.4 Results and Discussions
Keithley Instruments were used to check the performance of the JFET. AC signal
function generator and DC power supply were utilized to generate AC signals and DC
driving. An oscillometer was applied to monitor the input and output signals. The
functional JFET testing is shown in Fig. 5-13, where in the polymer JFET was working
as a depletion-mode device.
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Figure 5-13. Drain characteristics of a p-channel polymer JFET
The ink-jet printed resistor is shown in the Fig. 5-14. It was made from PPy
solution at the temperature of 40 °C. By calculation from I-V testing shown in Fig. 5-15,
the resistance of the load resistor is 550kfi.

Figure 5-14. Ink-jet printed PPy resistor
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Figure 5-15.1-V curve of PPy resistor
Right now, we need to find out the operating point of the depletion-mode JFET
follower.
C

VDD

Vds

Vin

R <.

Vout

-O

Figure 5-16. Follower configuration
As seen in Fig. 5-16, the output vom can be expressed in terms of the v - z
characteristics of the load, is equal to
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lS ^ S

(5 "J )

'

The feedback of the follower configuration, which couples the output loop to the input
loop, yields a vcs of
V GS =

VIN ~

V OUT ~

'

V IN

(5 ~ 4 )

Using the graphical method, we can find the operating point of the JFET. The
operating point and the load line are shown in Fig. 5-17.
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Figure 5-17. Operating point A for the circuit
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It was found that
iD = -0.55 jjA
vGS = 0.7F
when the JFET operates at work point A in the constant-current region.
Fig. 5-18 is showing the output and input signals of the AC follower when the
input sine wave was at a frequency of 5k Hz. Curve 1 is the input signal, and curve 2 is
the output signal. From the testing, the output signal can follow the input signal very well
when the frequencies were above 5k Hz. At the same time, the gain of the ac follower can
reach to 0.3. The lower value of the gain directly related to the performance of the JFET.

Figure 5-18. Digital photo of AC follower input and output signals
with sine wave frequency at 5 kHz.
Moreover, at lower frequency, such as f=lk Hz, it was found that the amplitudes
of output signals were smaller than those at higher frequencies. Also there exist phase
shifts between the input and output signals. It is calculated to be 21.6°. There is proved to
be some redundant RC delay at the input part of the circuit.
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Figure 5-19. Digital photo of AC follower input and output signals
with sine wave frequency at 1 kHz.
More results were shown in Figs. 5-20 and 5-21, which were stimulated
triangular waves with frequencies at lKHz and 5KHz, respectively.
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Figure 5-20. Digital photo of AC follower input and output signals
with triangular wave frequency at 1 kHz.

Figure 5-21. Digital photo of AC follower input and output signals
with triangular wave frequency at 5 kHz.
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CHAPTER SIX

CONCLUSIONS AND FUTURE WORK

6.1 Conclusions
Throughout this dissertation, the main effort was the design, fabrication, and
electrical characterization of polymer-based microelectronic devices and a follower
circuit by the combination of lithography, electrostatic self-assembly, and ink-jet printing
techniques. The polymer-based devices behaved in a fashion similar to the inorganic
counterparts.
Polymer microelectronic devices, including an all-polymer capacitor, a self
assembled MOS capacitor, a p-channel polymer JFET, and an AC follower circuit with a
p-channel JFET as an active component, have been successfully built. The fabrication of
polymer devices was easily accomplished mainly by the lithography technique compared
to the complicated fabrication processes of inorganic ones.
The primary reason to study the MOS capacitor is to understand the principle of
operation as well as the detailed analysis of the MOSFET. Through the fabrication and
characterization of all-polymer and self-assembled MOS capacitors, we found ways to
fabricate polymer devices rapidly and inexpensively at room temperature. The polymer
thin films can be coated on almost any materials in nature. It also provides a remarkable
reliability and possibility of automation for batch production.
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A p-channel polymer JFET was realized successfully with the combination of UV
lithography and ink-jet printing techniques. Several issues, such as gate junctions, source
effect and stability, were discussed in detail. Moreover, a JFET activated AC follower
circuit was developed and demonstrated with good frequency follower features. It
indicates that the polymer JFET is suitable for the circuit’s applications, though its
performance needs to be further improved.

6.2 Future W ork
Because the research work is preliminary, there is much room for improvement in
areas such as increasing the performance of the devices, finding the proper materials for
better functional devices, and improving the stability.
For example, two kinds of MOS capacitors were introduced separately in the
work. We can find ways to combine them to realize the self-assembled polymer capacitor
because nanoparticles can easily grow on top of polymer films, and ESA is the method
recommended to fabricate very small sized devices. For the JFET, which is a novel
polymer device, there is much room for further investigation, such as modifying the
semiconductor materials because there are many semiconducting polymers developed
with better conductivity and mobility than those of PEDT/PSS. Another issue is since the
p-channel polymer JFET was developed successfully, how about an n-channel polymer
JFET?
From the circuit application part, it is found that the follower circuit shows better
frequency properties, but poorer gain, only 0.3, which was influenced directly by the
fabricated circuit and the performance of the JFET. Therefore, increasing the
performance o f the devices will be the focus of future work.
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Finally, the dream is now to put electronic circuit properties into single molecules.
Arrays of such molecules possibly connected by conductive-polymer wires as molecular
scaffoldings would form molecular wafers. One may speculate that reduced dimensions
from 200 nm to, say, 2 A, and the concomitant shrinkage in circuit size could increase the
speed and dynamic memory of computers by a factor of 108. Such progress would
correspond to forty years of computer technology development. Conductive polymers
may become crucial for the building of such a molecular electronics world.
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